


## I<sup>2</sup>C-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + VCXO

### Features

- [www.silabs.com/custom-timing](http://www.silabs.com/custom-timing)
- Generates up to 8 non-integer-related frequencies from 8 kHz to 160 MHz
- I<sup>2</sup>C user definable configuration
- Exact frequency synthesis at each output (0 ppm error)
- Highly linear VCXO
- Optional clock input (CLKIN)
- Low output period jitter: < 70 ps pp, typ
- Configurable spread spectrum selectable at each output
- Operates from a low-cost, fixed frequency crystal: 25 or 27 MHz
- Supports static phase offset
- Programmable rise/fall time control
- Glitchless frequency changes
- Separate voltage supply pins:
  - Core VDD: 2.5 or 3.3 V
  - Output VDDO: 1.8, 2.5, or 3.3 V
- Excellent PSRR eliminates external power supply filtering
- Very low power consumption
- Adjustable output delay
- Available in 2 packages types:
  - 10-MSOP: 3 outputs
  - 20-QFN (4x4 mm): 8 outputs
- PCIE Gen 1 compatible
- Supports HCSL compatible swing




### Applications

- HDTV, DVD/Blu-ray, set-top box
- Audio/video equipment, gaming
- Printers, scanners, projectors
- Residential gateways
- Networking/communication
- Servers, storage
- XO replacement

### Description

The Si5351 is an I<sup>2</sup>C configurable clock generator that is ideally suited for replacing crystals, crystal oscillators, VCXOs, phase-locked loops (PLLs), and fanout buffers in cost-sensitive applications. Based on a PLL/VCXO + high resolution MultiSynth fractional divider architecture, the Si5351 can generate any frequency up to 160 MHz on each of its outputs with 0 ppm error. Three versions of the Si5351 are available to meet a wide variety of applications. The Si5351A generates up to 8 free-running clocks using an internal oscillator for replacing crystals and crystal oscillators. The Si5351B adds an internal VCXO and provides the flexibility to replace both free-running clocks and synchronous clocks. It eliminates the need for higher cost, custom pullable crystals while providing reliable operation over a wide tuning range. The Si5351C offers the same flexibility but synchronizes to an external reference clock (CLKIN).

### Functional Block Diagram





---

**TABLE OF CONTENTS**


---

<b><u>Section</u></b>	<b><u>Page</u></b>
<b>1. Electrical Specifications</b> .....	<b>4</b>
<b>2. Detailed Block Diagrams</b> .....	<b>9</b>
<b>3. Functional Description</b> .....	<b>11</b>
3.1. Input Stage .....	12
3.2. Synthesis Stages .....	13
3.3. Output Stage .....	14
3.4. Spread Spectrum .....	14
3.5. Control Pins (OEB, SSEN) .....	14
<b>4. I2C Interface</b> .....	<b>15</b>
<b>5. Configuring the Si5351</b> .....	<b>17</b>
5.1. Writing a Custom Configuration to RAM .....	17
5.2. Si5351 Application Examples .....	19
5.3. Replacing Crystals and Crystal Oscillators .....	19
5.4. Replacing Crystals, Crystal Oscillators, and VCXOs .....	19
5.5. Replacing Crystals, Crystal Oscillators, and PLLs .....	20
5.6. Applying a Reference Clock at XTAL Input .....	20
5.7. HCSL Compatible Outputs .....	21
<b>6. Design Considerations</b> .....	<b>22</b>
6.1. Power Supply Decoupling/Filtering .....	22
6.2. Power Supply Sequencing .....	22
6.3. External Crystal .....	22
6.4. External Crystal Load Capacitors .....	22
6.5. Unused Pins .....	22
6.6. Trace Characteristics .....	22
<b>7. Register Map Summary</b> .....	<b>23</b>
<b>8. Register Descriptions</b> .....	<b>23</b>
<b>9. Si5351 Pin Descriptions</b> .....	<b>24</b>
9.1. Si5351A 20-pin QFN .....	24
9.2. Si5351B 20-Pin QFN .....	25
9.3. Si5351C 20-Pin QFN .....	26
9.4. Si5351A 10-Pin MSOP .....	27
<b>10. Ordering Information</b> .....	<b>28</b>
<b>11. Package Outlines</b> .....	<b>29</b>
11.1. 20-pin QFN .....	29
11.2. 10-Pin MSOP .....	31
<b>Contact Information</b> .....	<b>32</b>

# Si5351A/B/C-B

## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Temperature	$T_A$		-40	25	85	°C
Core Supply Voltage	$V_{DD}$		3.0	3.3	3.60	V
			2.25	2.5	2.75	V
Output Buffer Voltage	$V_{DDOx}$		1.71	1.8	1.89	V
			2.25	2.5	2.75	V
			3.0	3.3	3.60	V

**Notes:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted. VDD and VDDOx can be operated at independent voltages. Power supply sequencing for VDD and VDDOx requires that all VDDOx be powered up either before or at the same time as VDD.

**Table 2. DC Characteristics**

( $V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }85\text{ °C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Core Supply Current	$I_{DD}$	Enabled 3 outputs	—	22	35	mA
		Enabled 8 outputs	—	27	45	mA
Output Buffer Supply Current (Per Output)*	$I_{DDOx}$	$C_L = 5\text{ pF}$	—	2.2	5	mA
Input Current	$I_{CLKIN}$	CLKIN, SDA, SCL $V_{in} < 3.6\text{ V}$	—	—	10	μA
	$I_{VC}$	VC	—	—	30	μA
Output Impedance	$Z_O$	3.3 V VDDO, default high drive	—	50	—	Ω

**\*Note:** Output clocks less than or equal to 100 MHz.

**Table 3. AC Characteristics** $(V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power-up Time	$T_{RDY}$	From $V_{DD} = V_{DDmin}$ to valid output clock, $C_L = 5\text{ pF}$ , $f_{CLKn} > 1\text{ MHz}$	—	1	10	ms
Output Enable Time	$T_{OE}$	From OEB pulled low to valid clock output, $C_L = 5\text{ pF}$ , $f_{CLKn} > 1\text{ MHz}$	—	—	10	$\mu\text{s}$
Output Phase Offset	$P_{STEP}$		—	333	—	ps/step
Spread Spectrum Frequency Deviation	$SS_{DEV}$	Down spread	-0.1	—	-2.5	%
		Center spread	$\pm 0.1$	—	$\pm 1.5$	%
Spread Spectrum Modulation Rate	$SS_{MOD}$		30	31.5	33	kHz
<b>VCXO Specifications (Si5351B only)</b>						
VCXO Control Voltage Range	$V_C$		0	$V_{DD}/2$	$V_{DD}$	V
VCXO Gain (configurable)	$K_V$	$V_C = 10\text{--}90\%$ of $V_{DD}$ , $V_{DD} = 3.3\text{ V}$	18	—	150	ppm/V
VCXO Control Voltage Linearity	$K_{VL}$	$V_C = 10\text{--}90\%$ of $V_{DD}$	-5	—	+5	%
VCXO Pull Range (configurable)	$PR$	$V_{DD} = 3.3\text{ V}^*$	$\pm 30$	0	$\pm 240$	ppm
VCXO Modulation Bandwidth			—	10	—	kHz
<b>*Note:</b> Contact Silicon Labs for 2.5 V VCXO operation.						

**Table 4. Input Clock Characteristics** $(V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
CLKIN Input Low Voltage	$V_{IL}$		-0.1	—	$0.3 \times V_{DD}$	V
CLKIN Input High Voltage	$V_{IH}$		$0.7 \times V_{DD}$	—	3.60	V
CLKIN Frequency Range	$f_{CLKIN}$		10	—	100	MHz

# Si5351 A/B/C-B

**Table 5. Output Clock Characteristics**

( $V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency Range	$F_{CLK}$		0.008	—	160	MHz
Load Capacitance	$C_L$		—	—	15	pF
Duty Cycle	DC	Measured at $V_{DD}/2$ , $f_{CLK} = 50\text{ MHz}$	45	50	55	%
Rise/Fall Time	$t_r$	20%–80%, $C_L = 5\text{ pF}$ , Default high drive strength	—	1	1.5	ns
	$t_f$		—	1	1.5	ns
Output High Voltage	$V_{OH}$	$C_L = 5\text{ pF}$	$V_{DD} - 0.6$	—	—	V
Output Low Voltage	$V_{OL}$		—	—	0.6	V
Period Jitter*	$J_{PER}$	20-QFN, 4 outputs running, 1 per VDDO	—	40	95	ps, pk-pk
		10-MSOP or 20-QFN, all outputs running	—	70	140	ps, pk-pk
Cycle-to-Cycle Jitter*	$J_{CC}$	20-QFN, 4 outputs running, 1 per VDDO	—	50	90	ps, pk
		10-MSOP or 20-QFN, all outputs running	—	70	130	ps, pk
Period Jitter VCXO*	$J_{PER\_VCXO}$	20-QFN, 4 outputs running, 1 per VDDO	—	50	95	ps, pk-pk
		10-MSOP or 20-QFN, all outputs running	—	70	150	ps, pk-pk
Cycle-to-Cycle Jitter VCXO*	$J_{CC\_VCXO}$	20-QFN, 4 outputs running, 1 per VDDO	—	50	90	ps, pk
		10-MSOP or 20-QFN, all outputs running	—	70	140	ps, pk

**\*Note:** Measured over 10k cycles. Jitter is highly dependent on device frequency configuration. Specifications represent a "worst case, real world" frequency plan; actual performance may be substantially better. For 3 output 10-MSOP package, measured with clock outputs of 74.25, 24.576, 48 MHz. For 8 output 20-QFN package, measured with clock outputs of 33.33, 74.25, 27, 24.576, 22.5792, 28.322, 125, 48 MHz.

Table 6. Crystal Requirements<sup>1,2</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Crystal Frequency	$f_{XTAL}$	25	—	27	MHz
Load Capacitance	$C_L$	6	—	12	pF
Equivalent Series Resistance	$r_{ESR}$	—	—	150	$\Omega$
Crystal Max Drive Level	$d_L$	—	—	100	$\mu W$

**Notes:**

- Crystals which require load capacitances of 6, 8, or 10 pF should use the device's internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors.
- Refer to "AN551: Crystal Selection Guide" for more details.

Table 7. I<sup>2</sup>C Specifications (SCL,SDA)<sup>1</sup>

Parameter	Symbol	Test Condition	Standard Mode 100 kbps		Fast Mode 400 kbps		Unit
			Min	Max	Min	Max	
LOW Level Input Voltage	$V_{IL12C}$		-0.5	$0.3 \times V_{DD12C}$	-0.5	$0.3 \times V_{DD12C}^2$	V
HIGH Level Input Voltage	$V_{IH12C}$		$0.7 \times V_{DD12C}$	3.6	$0.7 \times V_{DD12C}^2$	3.6	V
Hysteresis of Schmitt Trigger Inputs	$V_{HYS}$		—	—	0.1	—	V
LOW Level Output Voltage (open drain or open collector) at 3 mA Sink Current	$V_{OL12C}^2$	$V_{DD12C}^2 = 2.5/3.3 V$	0	0.4	0	0.4	V
Input Current	$I_{I12C}$		-10	10	-10	10	$\mu A$
Capacitance for Each I/O Pin	$C_{I12C}$	$V_{IN} = -0.1$ to $V_{DD12C}$	—	4	—	4	pF
I <sup>2</sup> C Bus Timeout	$T_{TO}$	Timeout Enabled	25	35	25	35	ms

**Notes:**

- Refer to NXP's UM10204 I<sup>2</sup>C-bus specification and user manual, revision 03, for further details, go to: [www.nxp.com/acrobat\\_download/usermanuals/UM10204\\_3.pdf](http://www.nxp.com/acrobat_download/usermanuals/UM10204_3.pdf).
- Only I<sup>2</sup>C pullup voltages ( $V_{DD12C}$ ) of 2.25 to 3.63 V are supported.

# Si5351A/B/C-B

**Table 8. Thermal Characteristics**

Parameter	Symbol	Test Condition	Package	Value	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	10-MSOP	131	°C/W
			20-QFN	51	°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$	Still Air	10-MSOP	43	°C/W
			20-QFN	16	°C/W

**Table 9. Absolute Maximum Ratings<sup>1</sup>**

Parameter	Symbol	Test Condition	Value	Unit
DC Supply Voltage	$V_{DD\_max}$		-0.5 to 3.8	V
Input Voltage	$V_{IN\_CLKIN}$	CLKIN, SCL, SDA	-0.5 to 3.8	V
	$V_{IN\_VC}$	VC	-0.5 to (VDD+0.3)	V
	$V_{IN\_XA/B}$	Pins XA, XB	-0.5 to 1.3 V	V
Junction Temperature	$T_J$		-55 to 150	°C
Soldering Temperature (Pb-free profile) <sup>2</sup>	$T_{PEAK}$		260	°C
Soldering Temperature Time at TPEAK (Pb-free profile) <sup>2</sup>	$T_P$		20–40	Sec

**Notes:**

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The device is compliant with JEDEC J-STD-020.



## 2. Detailed Block Diagrams




Figure 1. Block Diagrams of 3-Output and 8-Output Si5351A Devices

# Si5351A/B/C-B




Figure 2. Block Diagrams of Si5351B and Si5351C 8-Output Devices

### 3. Functional Description

The Si5351 is a versatile I<sup>2</sup>C programmable clock generator that is ideally suited for replacing crystals, crystal oscillators, VCXOs, PLLs, and buffers. A block diagram showing the general architecture of the Si5351 is shown in Figure 3. The device consists of an input stage, two synthesis stages, and an output stage.

The input stage accepts an external crystal (XTAL), a control voltage input (VC), or a clock input (CLKIN) depending on the version of the device (A/B/C). The first stage of synthesis multiplies the input frequencies to an high-frequency intermediate clock, while the second stage of synthesis uses high resolution MultiSynth fractional dividers to generate the desired output frequencies. Additional integer division is provided at the output stage for generating output frequencies as low as 8 kHz. Crosspoint switches at each of the synthesis stages allows total flexibility in routing any of the inputs to any of the outputs.

Because of this high resolution and flexible synthesis architecture, the Si5351 is capable of generating synchronous or free-running non-integer related clock frequencies at each of its outputs, enabling one device to synthesize clocks for multiple clock domains in a design.




Figure 3. Si5351 Block Diagram

# Si5351 A/B/C-B

## 3.1. Input Stage

### 3.1.1. Crystal Inputs (XA, XB)

The Si5351 uses a fixed-frequency standard AT-cut crystal as a reference to the internal oscillator. The output of the oscillator can be used to provide a free-running reference to one or both of the PLLs for generating asynchronous clocks. The output frequency of the oscillator will operate at the crystal frequency, either 25 MHz or 27 MHz. The crystal is also used as a reference to the VCXO to help maintain its frequency accuracy.

Internal load capacitors ( $C_L$ ) are provided to eliminate the need for external components when connecting a crystal to the Si5351. Options for internal load capacitors are 6, 8, or 10 pF. Crystals with alternate load capacitance requirements are supported using additional external load capacitors as shown in Figure 4. Refer to application note AN551 for crystal recommendations.




Figure 4. External XTAL with Optional Load Capacitors

### 3.1.2. External Clock Input (CLKIN)

The external clock input is used as a clock reference for the PLLs when generating synchronous clock outputs. CLKIN can accept any frequency from 10 to 100 MHz. A divider at the input stage limits the PLL input frequency to 30 MHz.

### 3.1.3. Voltage Control Input (VC)

The VCXO architecture of the Si5351B eliminates the need for an external pullable crystal. Only a standard, low-cost, fixed-frequency (25 or 27 MHz) AT-cut crystal is required.

The tuning range of the VCXO is configurable allowing for a wide variety of applications. Key advantages of the VCXO design in the Si5351 include high linearity, a wide operating range (linear from 10 to 90% of VDD), and reliable startup and operation. Refer to Table 3 on page 5 for VCXO specification details.

A unique feature of the Si5351B is its ability to generate multiple output frequencies controlled by the same control voltage applied to the VC pin. This replaces multiple PLLs or VCXOs that would normally be locked to the same reference. An example is illustrated in Figure 5 on page 13.

### 3.2. Synthesis Stages

The Si5351 uses two stages of synthesis to generate its final output clocks. The first stage uses PLLs to multiply the lower frequency input references to a high-frequency intermediate clock. The second stage uses high-resolution MultiSynth fractional dividers to generate frequencies in the range of 1 MHz to 112.5 MHz. It is also possible to generate two unique frequencies up to 160 MHz on two or more of the outputs.

A crosspoint switch at the input of the first stage allows each of the PLLs to lock to the CLKIN or the XTAL input. This allows each of the PLLs to lock to a different source for generating independent free-running and synchronous clocks. Alternatively, both PLLs could lock to the same source. The crosspoint switch at the input of the second stage allows any of the MultiSynth dividers to connect to PLLA or PLLB. This flexible synthesis architecture allows any of the outputs to generate synchronous or non-synchronous clocks, with spread spectrum or without spread spectrum, and with the flexibility of generating non-integer related clock frequencies at each output.

All VCXO outputs are generated by PLLB only. The Multisynth high-resolution dividers can synthesize VCXO outputs with center frequencies up to 112.5 MHz. The center frequency is then controlled (or pulled) by the VC input. An interesting feature of the Si5351 is that the VCXO output can be routed to more than one MultiSynth divider. This creates a VCXO with multiple output frequencies controlled from one VC input as shown in Figure 5.

Frequencies down to 8 kHz can be generated by applying the R divider at the output of the Multisynth (see Figure 5 below).




Figure 5. Using the Si5351 as a Multi-Output VCXO

## 3.3. Output Stage

An additional level of division (R) is available at the output stage for generating clocks as low as 8 kHz. All output drivers generate CMOS level outputs with separate output voltage supply pins (VDDOx) allowing a different voltage signal level (1.8, 2.5, or 3.3 V) at each of the four 2-output banks.

## 3.4. Spread Spectrum

Spread spectrum can be enabled on any of the clock outputs that use PLLA as its reference. Spread spectrum is useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its frequency, which effectively reduces the overall amplitude of its radiated energy. Note that spread spectrum is not available on clocks synchronized to PLLB or to the VCXO.

The Si5351 supports several levels of spread spectrum allowing the designer to choose an ideal compromise between system performance and EMI compliance.




Figure 6. Available Spread Spectrum Profiles

## 3.5. Control Pins (OEB, SSEN)

The Si5351 offers control pins for enabling/disabling clock outputs and spread spectrum.

### 3.5.1. Output Enable (OEB)

The output enable pin allows enabling or disabling outputs clocks. Output clocks are enabled when the OEB pin is held low, and disabled when pulled high. When disabled, the output state is configurable as output high, output low, or high-impedance.

The output enable control circuitry ensures glitchless operation by starting the output clock cycle on the first leading edge after OEB is pulled low. When OEB is pulled high, the clock is allowed to complete its full clock cycle before going into a disabled state.

### 3.5.2. Spread Spectrum Enable (SSEN)—Si5351A and Si5351B only

This control pin allows disabling the spread spectrum feature for all outputs that were configured with spread spectrum enabled. Hold SSEN low to disable spread spectrum. The SSEN pin provides a convenient method of evaluating the effect of using spread spectrum clocks during EMI compliance testing.

## 4. I<sup>2</sup>C Interface


Many of the functions and features of the Si5351 are controlled by reading and writing to the RAM space using the I<sup>2</sup>C interface. The following is a list of the common features that are controllable through the I<sup>2</sup>C interface.

### Read Status Indicators

- Crystal Reference Loss of signal, LOS\_XTAL, reg0[3]
- CLKIN Loss of signal, LOS\_CLKIN, reg0[4]
- PLLA and/or PLLB Loss of lock, LOL\_A or LOL\_B, reg0[6:5]
- Configuration of multiplication and divider values for the PLLs, MultiSynth dividers
- Configuration of the Spread Spectrum profile (down or center spread, modulation percentage)
- Control of the cross point switch selection for each of the PLLs and MultiSynth dividers
- Set output clock options
  - Enable/disable for each clock output
  - Invert/non-invert for each clock output
  - Output divider values ( $2^n$ ,  $n=1..7$ )
  - Output state when disabled (stop hi, stop low, Hi-Z)
  - Output phase offset


The I<sup>2</sup>C interface operates in slave mode with 7-bit addressing and can operate in Standard-Mode (100 kbps) or Fast-Mode (400 kbps) and supports burst data transfer with auto address increments.

The I<sup>2</sup>C bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL) as shown in Figure 7. Both the SDA and SCL pins must be connected to the VDD supply via an external pull-up as recommended by the I<sup>2</sup>C specification.



**Figure 7. I<sup>2</sup>C and Control Signals**

The 7-bit device (slave) address of the Si5351 consist of a 6-bit fixed address plus a user selectable LSB bit as shown in Figure 8. The LSB bit is selectable as 0 or 1 using the optional A0 pin which is useful for applications that require more than one Si5351 on a single I<sup>2</sup>C bus.





**Figure 8. Si5351 I<sup>2</sup>C Slave Address**

Data is transferred MSB first in 8-bit words as specified by the I<sup>2</sup>C specification. A write command consists of a 7-bit device (slave) address + a write bit, an 8-bit register address, and 8 bits of data as shown in Figure 9. A write burst operation is also shown where every additional data word is written using to an auto-incremented address.

### Write Operation – Single Byte




### Write Operation - Burst (Auto Address Increment)




**Figure 9. I<sup>2</sup>C Write Operation**

A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in Figure 10.

### Read Operation – Single Byte



### Read Operation - Burst (Auto Address Increment)




**Figure 10. I<sup>2</sup>C Read Operation**

AC and DC electrical specifications for the SCL and SDA pins are shown in Table 7. The timing specifications and timing diagram for the I<sup>2</sup>C bus is compatible with the I<sup>2</sup>C-Bus Standard. SDA timeout is supported for compatibility with SMBus interfaces.



## 5. Configuring the Si5351

The Si5351 is a highly flexible clock generator which is entirely configurable through its I<sup>2</sup>C interface. The device's default configuration is stored in non-volatile memory (NVM) as shown in Figure 11. The NVM is a one time programmable memory (OTP) which can store a custom user configuration at power-up. This is a useful feature for applications that need a clock present at power-up (e.g., for providing a clock to a processor).



**Figure 11. Si5351 Memory Configuration**


During a power cycle the contents of the NVM are copied into random access memory (RAM), which sets the device configuration that will be used during normal operation. Any changes to the device configuration after power-up are made by reading and writing to registers in the RAM space through the I<sup>2</sup>C interface.

### 5.1. Writing a Custom Configuration to RAM

To simplify device configuration, Silicon Labs has released the ClockBuilder Desktop. The software serves two purposes: to configure the Si5351 with optimal configuration based on the desired frequencies and to control the EVB when connected to a host PC.

The optimal configuration can be saved from the software in text files that can be used in any system, which configures the device over I<sup>2</sup>C. ClockBuilder Desktop can be downloaded from [www.silabs.com/ClockBuilder](http://www.silabs.com/ClockBuilder) and runs on Windows XP, Windows Vista, and Windows 7.

Once the configuration file has been saved, the device can be programmed via I<sup>2</sup>C by following the steps shown in Figure 12.



**Figure 12. I<sup>2</sup>C Programming Procedure**

## 5.2. Si5351 Application Examples

The Si5351 is a versatile clock generator which serves a wide variety of applications. The following examples show how it can be used to replace crystals, crystal oscillators, VCXOs, and PLLs.

## 5.3. Replacing Crystals and Crystal Oscillators

Using an inexpensive external crystal, the Si5351A can generate up to 8 different free-running clock frequencies for replacing crystals and crystal oscillators. A 3-output version packaged in a small 10-MSOP is also available for applications that require fewer clocks. An example is shown in Figure 13.




Figure 13. Using the Si5351A to Replace Multiple Crystals, Crystal Oscillators, and PLLs

## 5.4. Replacing Crystals, Crystal Oscillators, and VCXOs

The Si5351B combines free-running clock generation and a VCXO in a single package for cost sensitive video applications. An example is shown in Figure 14.




Figure 14. Using the Si5351B to Replace Crystals, Crystal Oscillators, VCXOs, and PLLs

# Si5351A/B/C-B

## 5.5. Replacing Crystals, Crystal Oscillators, and PLLs

The Si5350C generates synchronous clocks for applications that require a fully integrated PLL instead of a VCXO. Because of its dual PLL architecture, the Si5351C is capable of generating both synchronous and free-running clocks. An example is shown in Figure 15.




Figure 15. Using the Si5351C to Replace Crystals, Crystal Oscillators, and PLLs

## 5.6. Applying a Reference Clock at XTAL Input

The Si5351 can be driven with a clock signal through the XA input pin. This is especially useful when in need of generating clock outputs in two synchronization domains. With the Si5351C, one reference clock can be provided at the CLKIN pin and at XA.




Figure 16. Si5351 Driven by a Clock Signal

## 5.7. HCSL Compatible Outputs

The Si5351 can be configured to support HCSL compatible swing when the VDDO of the output pair of interest is set to 2.5 V (i.e., VDDOA must be 2.5 V when using CLK0/1; VDDOB must be 2.5 V for CLK2/3 and so on).

The circuit in the figure below must be applied to each of the two clocks used, and one of the clocks in the pair must also be inverted to generate a differential pair. See register setting CLKx\_INV.




Figure 17. Si5351 Output is HCSL Compatible

## 6. Design Considerations

The Si5351 is a self-contained clock generator that requires very few external components. The following general guidelines are recommended to ensure optimum performance. Refer to “AN554: Si5350/51 PCB Layout Guide” for additional layout recommendations.

### 6.1. Power Supply Decoupling/Filtering

The Si5351 has built-in power supply filtering circuitry and extensive internal Low Drop Out (LDO) voltage regulators to help minimize the number of external bypass components. All that is recommended is one 0.1 to 1.0  $\mu\text{F}$  decoupling capacitor per power supply pin. This capacitor should be mounted as close to the VDD and VDDOx pins as possible without using vias.

### 6.2. Power Supply Sequencing

The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow flexibility in output signal levels. If a minimum output-to-output skew is important, then all VDDOx must be applied before VDD. Unused VDDOx pins should be tied to VDD.

### 6.3. External Crystal

The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB traces should be kept away from other high-speed signal traces. See “AN551: Crystal Selection Guide” for more details.

### 6.4. External Crystal Load Capacitors

The Si5351 provides the option of using internal and external crystal load capacitors. If internal load capacitance is insufficient, capacitors of value  $\leq 2$  pF may be used to increased equivalent load capacitance. If external load capacitors are used, they should be placed as close to the XA/XB pads as possible. See “AN551: Crystal Selection Guide” for more details.

### 6.5. Unused Pins

Unused voltage control pin should be tied to GND.

Unused CLKIN pin should be tied to GND.


Unused XA/XB pins should be left floating. Refer to "5.6. Applying a Reference Clock at XTAL Input" on page 20 when using XA as a clock input pin.

Unused output pins (CLK0–CLK7) should be left floating.

Unused VDDOx pins should be tied to VDD.

### 6.6. Trace Characteristics

The Si5351A/B/C features various output current drive strengths. It is recommended to configure the trace characteristics as shown in Figure 18 when the default high drive strength is used.



**Figure 18. Recommended Trace Characteristics with Default Drive Strength Setting**

**Note:** Jitter is only specified at default high drive strength.

## 7. Register Map Summary

For many applications, the Si5351's register values are easily configured using ClockBuilder Desktop software. However, for customers interested in using the Si5351 in operating modes beyond the capabilities available with ClockBuilder™, refer to “AN619: Manually Generating an Si5351 Register Map” for a detailed description of the Si5351 registers and their usage.

## 8. Register Descriptions

Refer to “AN619: Manually Generating an Si5351 Register Map” for a detailed description of Si5351 registers.

# Si5351A/B/C-B

## 9. Si5351 Pin Descriptions

### 9.1. Si5351A 20-pin QFN




Figure 19. Si5315A 20-QFN Top View

Table 10. Si5351A Pin Descriptions

Pin Name	Pin Number	Pin Type <sup>1</sup>	Function
XA	1	I	Input pin for external crystal.
XB	2	I	Input pin for external crystal.
CLK0	13	O	Output clock 0.
CLK1	12	O	Output clock 1.
CLK2	9	O	Output clock 2.
CLK3	8	O	Output clock 3.
CLK4	19	O	Output clock 4.
CLK5	17	O	Output clock 5.
CLK6	16	O	Output clock 6.
CLK7	15	O	Output clock 7.
A0	3	I	I <sup>2</sup> C address bit.
SCL	4	I	I <sup>2</sup> C bus serial clock input. Pull-up to VDD core with 1 k $\Omega$ .
SDA	5	I/O	I <sup>2</sup> C bus serial data input. Pull-up to VDD core with 1 k $\Omega$ .
SSEN	6	I	Spread spectrum enable. High = enabled, Low = disabled.
OEB	7	I	Output driver enable. Low = enabled, High = disabled.
VDD	20	P	Core voltage supply pin. See 6.2.
VDDOA	11	P	Output voltage supply pin for CLK0 and CLK1. See 6.2.
VDDOB	10	P	Output voltage supply pin for CLK2 and CLK3. See 6.2.
VDDOC	18	P	Output voltage supply pin for CLK4 and CLK5. See 6.2.
VDDOD	14	P	Output voltage supply pin for CLK6 and CLK7. See 6.2.
GND	Center Pad	P	Ground. Use multiple vias to ensure a solid path to GND.

1. I = Input, O = Output, P = Power.  
 2. Input pins are not internally pulled up.



## 9.2. Si5351B 20-Pin QFN




Figure 20. Si5351B 20-QFN Top View\*


Table 11. Si5351B Pin Descriptions

Pin Name	Pin Number	Pin Type <sup>1</sup>	Function
XA	1	I	Input pin for external crystal
XB	2	I	Input pin for external crystal
CLK0	13	O	Output clock 0
CLK1	12	O	Output clock 1
CLK2	9	O	Output clock 2
CLK3	8	O	Output clock 3
CLK4	19	O	Output clock 4
CLK5	17	O	Output clock 5
CLK6	16	O	Output clock 6
CLK7	15	O	Output clock 7
VC	3	I	VCXO control voltage input
SCL	4	I	I <sup>2</sup> C bus serial clock input. Pull-up to VDD core with 1 kΩ.
SDA	5	I/O	I <sup>2</sup> C bus serial data input. Pull-up to VDD core with 1 kΩ.
SSEN	6	I	Spread spectrum enable. High = enabled, Low = disabled.
OEB	7	I	Output driver enable. Low = enabled, High = disabled.
VDD	20	P	Core voltage supply pin
VDDOA	11	P	Output voltage supply pin for CLK0 and CLK1. See 6.2
VDDOB	10	P	Output voltage supply pin for CLK2 and CLK3. See 6.2
VDDOC	18	P	Output voltage supply pin for CLK4 and CLK5. See 6.2
VDDOD	14	P	Output voltage supply pin for CLK6 and CLK7. See 6.2
GND	Center Pad	P	Ground

1. I = Input, O = Output, P = Power  
 2. Input pins are not internally pulled up.

# Si5351A/B/C-B

## 9.3. Si5351C 20-Pin QFN



**Table 12. Si5351C Pin Descriptions**

Pin Name	Pin Number	Pin Type <sup>1</sup>	Function
	20-QFN		
XA	1	I	Input pin for external crystal.
XB	2	I	Input pin for external crystal.
CLK0	13	O	Output clock 0.
CLK1	12	O	Output clock 1.
CLK2	9	O	Output clock 2.
CLK3	8	O	Output clock 3.
CLK4	19	O	Output clock 4.
CLK5	17	O	Output clock 5.
CLK6	16	O	Output clock 6.
CLK7	15	O	Output clock 7.
INTR	3	O	Interrupt pin. Open drain active low output, requires a pull-up resistor greater than 1 k $\Omega$ .
SCL	4	I	I <sup>2</sup> C bus serial clock input. Pull-up to VDD core with 1 k $\Omega$ .
SDA	5	I/O	I <sup>2</sup> C bus serial data input. Pull-up to VDD core with 1 k $\Omega$ .
CLKIN	6	I	PLL clock input.
OEB	7	I	Output driver enable. Low = enabled, High = disabled.
VDD	20	P	Core voltage supply pin
VDDOA	11	P	Output voltage supply pin for CLK0 and CLK1. See 6.2
VDDOB	10	P	Output voltage supply pin for CLK2 and CLK3. See 6.2
VDDOC	18	P	Output voltage supply pin for CLK4 and CLK5. See 6.2
VDDOD	14	P	Output voltage supply pin for CLK6 and CLK7. See 6.2
GND	Center Pad	P	Ground.

**Notes:**

1. I = Input, O = Output, P = Power.
2. Input pins are not internally pulled up.

## 9.4. Si5351A 10-Pin MSOP




Figure 21. Si5351A 10-MSOP Top View

Table 13. Si5351A 10-MSOP Pin Descriptions

Pin Name	Pin Number	Pin Type*	Function
	10-MSOP		
XA	2	I	Input pin for external crystal.
XB	3	I	Input pin for external crystal.
CLK0	10	O	Output clock 0.
CLK1	9	O	Output clock 1.
CLK2	6	O	Output clock 2.
SCL	4	I	Serial clock input for the I <sup>2</sup> C bus. This pin must be pulled-up using a pull-up resistor of at least 1 k $\Omega$ .
SDA	5	I/O	Serial data input for the I <sup>2</sup> C bus. This pin must be pulled-up using a pull-up resistor of at least 1 k $\Omega$ .
VDD	1	P	Core voltage supply pin.
VDDO	7	P	Output voltage supply pin for CLK0, CLK1, and CLK2. See "6.2. Power Supply Sequencing" on page 22.
GND	8	P	Ground.

\*Note: I = Input, O = Output, P = Power

## 10. Ordering Information




Figure 22. Device Part Numbers

An evaluation kit containing ClockBuilder Desktop software and hardware enable easy evaluation of the Si5351A/B/C. The orderable part numbers for the evaluation kits are provided in Figure 23.





Figure 23. Si5351A/B/C Evaluation Kit

11. Package Outlines

11.1. 20-pin QFN




**Table 14. 20-pin QFN Package Dimensions**

<b>Dimension</b>	<b>Min</b>	<b>Nom</b>	<b>Max</b>
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.65	2.70	2.75
e	0.50 BSC		
E	4.00 BSC		
E2	2.65	2.70	2.75
L	0.30	0.40	0.50
aaa			0.10
bbb			0.10
ccc			0.08
ddd			0.10
eee			0.10

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Outline MO-220, variation VGGD-8.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 11.2. 10-Pin MSOP



**Table 15. 10-MSOP Package Dimensions**

Dimension	Min	Nom	Max
A	—	—	1.10
A1	0.00	—	0.15
A2	0.75	0.85	0.95
b	0.17	—	0.33
c	0.08	—	0.23
D	3.00 BSC		
E	4.90 BSC		
E1	3.00 BSC		
e	0.50 BSC		
L	0.40	0.60	0.80
L2	0.25 BSC		
q	0	—	8
aaa	—	—	0.20
bbb	—	—	0.25
ccc	—	—	0.10
ddd	—	—	0.08

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# Si5351 A/B/C-B

---

## CONTACT INFORMATION

### Silicon Laboratories Inc.

400 West Cesar Chavez  
Austin, TX 78701  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:  
<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>  
and register to submit a technical support request.

### Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.  
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.